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A systematic capacitance-voltage study has been performed on GaAs metal-oxide-semiconductor
共MOS兲 structures with atomic-layer-deposited HfO2 / Al2O3 nanolaminates as gate dielectrics. A
HfO2 / Al2O3 nanolaminate gate dielectric improves the GaAs MOS characteristics such as dielectric
constant, breakdown voltage, and frequency dispersion. A possible origin for the widely observed
larger frequency dispersion on n-type GaAs than p-type GaAs is discussed. Further experiments
show that the observed hysteresis is mainly from the mobile changes and traps induced by HfO2 in
bulk oxide instead of those at oxide/GaAs interface. © 2007 American Institute of Physics.
关DOI: 10.1063/1.2798499兴
The main obstacle to implement III-V compound semiconductors as novel channel materials for ultimate complementary metal-oxide-semiconductor 共CMOS兲 applications is
the lack of high-quality, thermodynamically stable insulators.
Although in situ molecular beam expitaxy 共MBE兲
Ga2O3共Gd2O3兲 and ex situ atomic-layer-deposited 共ALD兲
Al2O3 show promising results,1–6 a direct ALD HfO2, the
high-k dielectric for Si CMOS at 45 nm node and beyond
remains a challenge. Recently, Si 共Refs. 7 and 8兲 or AlN
共Ref. 9兲 surface passivation before HfO2 deposition has been
reported. Though improved C-V characteristics have been
observed, these methods also have potential limitations. The
Si interfacial layer could alter the doping concentration
of the GaAs channel after subsequent high-temperature
共T ⬎ 750 ° C兲 processing required for dopant activation and
degrade the channel mobility. The intrinsic thickness of an
AlN layer can increase the effective oxide thickness. In this
letter, we present a systematic interface study on ALD
HfO2 / Al2O3 nanolaminate gate dielectric on n- and p-type
GaAs MOS devices, which combines the advantages of both
Al2O3 and HfO2. More importantly, three major issues on
compound semiconductor MOS C-V characterization, i.e.,
the “N-dispersion” phenomenon, inversion C-V, and the origin of hysteresis, are also insightfully discussed.
MOS capacitors were fabricated on both n- and p-type
GaAs 2-in. substrates with doping concentrations of 共4 – 6兲
⫻ 1017 / cm3. After NH4OH based surface pretreatment,10
8 nm ALD Al2O3 / HfO2 nanolaminate was deposited at
300 ° C using an ASM F-120 ALD module. The nanolaminate contains alternate Al2O3 共1 cycle兲 and HfO2 共2 cycles兲
with Al2O3 as the beginning layer. The Al2O3 was deposited
using trimethyl aluminum and water, and HfO2 was deposited using HfCl4 and water. For control samples, 8 nm ALD
pure HfO2 or pure Al2O3 was also deposited at the same
condition on GaAs substrates. Postdeposition annealing
共PDA兲 was then conducted at 500 ° C by rapid thermal annealing in N2 ambient for 15 s, followed by electron beam
evaporated Ni/ Au metal as the gate electrodes. The leakage
a兲
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current was measured using an HP4156A semiconductor parameter analyzer, and the capacitance was measured using an
HP4284A precision LCR meter with frequencies varying
from 1 KHz to 1 MHz. Similar experiments with 共NH4兲2S
passivation were also performed. Negligible difference was
found on C-V results, compared to those from NH4OH
passivation.10 The NH4OH passivation has certain advantages, viz., well understood chemical handling and a lack of
potential sulfur contamination for CMOS manufacture lines.
The C-V results presented in this letter are all obtained from
NH4OH pretreatment.
Figure 1共a兲 shows the gate leakage current density of
p-GaAs MOS capacitors with HfO2 / Al2O3 nanolaminate,
HfO2 and Al2O3 gate dielectrics both after 500 ° C PDA. The
HfO2 / Al2O3 laminate dielectric films exhibit lower leakage
current and higher breakdown voltage than pure HfO2 films.
The gate leakage current density at 3 V gate bias is about
6 ⫻ 10−8 A / cm2 for nanolaminate MOS and 3 ⫻ 10−7
A / cm2 for pure HfO2 samples. Meanwhile, the breakdown
voltage is 6.1 V for nanolaminate samples, 3.8 V for pure
HfO2 samples, and 7.0 V for pure Al2O3 samples. This corresponds to maximum electric strength of 7.9 MV/ cm for
nanolaminates, 5.0 MV/ cm for HfO2, and 9.0 MV/ cm for
Al2O3 after considering the difference between the metal
work function and Fermi level of p-GaAs. The larger leakage
current in HfO2 devices may be attributed to the creation of
more leakage paths around crystallized grains formed from/
within the amorphous films after high temperature

FIG. 1. 共a兲 Leakage current density Jg 共A / cm2兲 vs gate bias Vg − VFB 共V兲 on
HfO2 / Al2O3 nanolaminate, pure HfO2, and pure Al2O3 MOS capacitors
after postdeposition annealing at 500 ° C. 共b兲 C-V characteristics of
HfO2 / Al2O3 nanolaminate, pure HfO2, and pure Al2O3 MOS capacitors
before and after PDA process.

0003-6951/2007/91共14兲/142122/3/$23.00
91, 142122-1
© 2007 American Institute of Physics
Downloaded 08 Jan 2009 to 128.46.220.88. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp

142122-2

Yang et al.

FIG. 2. C-V characteristics of HfO2 / Al2O3 nanolaminate MOS capacitors
measured at different frequencies ranging from 1 KHz to 1 MHz on 共a兲
p-type GaAs substrate and 共b兲 n-type GaAs substrate. The Ga 2p3/2 共c兲 and
As 2p3/2 共d兲 core level peaks were obtained from p-GaAs and n-GaAs with
native oxides. The contributions of Ga–O, As5+ – O, and As3+ – O were calculated after curve fitting assuming Gaussian-Lorentzian line shape.

annealing.11,12 The insertion of intermediate Al2O3 layers effectively suppresses further HfO2 crystallization and reduces
the leakage paths in HfO2. Figure 1共b兲 shows the C-V characteristics of HfO2 / Al2O3 and HfO2 metal-oxidesemiconductor 共MOS兲 capacitor 共MOSCAP兲 before and after
PDA, as well as Al2O3 MOSCAP after PDA. The nanolaminate C-V shows significant enhancement after PDA. It has a
sharper transition from the depletion region to the accumulation region than that obtained without annealing, indicating
the improved interface quality. Additionally, the accumulation capacitance 共Cmax兲 value is increased by ⬃15% after
PDA and more than 50% higher than Al2O3 with the same
thickness. In contrast, HfO2 MOS samples do not show an
obvious difference before and after PDA. Notice that the
capacitance value of nanolaminate structure is only about
10% lower than HfO2, while the breakdown voltage is almost doubled. The dielectric constant of the nanolaminates is
⬃12.5 deduced from the measured Cmax, calculated semiconductor capacitance in GaAs, the area of the capacitor, and the
film thickness. The midgap interface trap density 共Dit兲 is estimated to be around 2 ⫻ 1011 / cm2 eV by the Terman
method.
The frequency dispersion on accumulation capacitance is
another important issue for high-k dielectrics on III-V. This
dispersion could be as large as 50% or more on n-GaAs in
the frequency ranging from 1 kHz to 1 MHz, which implies
high interface trap densities at the conduction band edge of
GaAs. Figure 2 summarizes the C-V characteristic measured
on 500 ° C annealed nanolaminate samples in the frequency
range from 1 KHz up to 1 MHz. The frequency dispersion is
about 3% per decade at this frequency range on the p-type
GaAs substrate. Though the C-V curve still shows obvious
modulation up to 1 MHz, the frequency dispersion is much
more pronounced on the n-type GaAs substrate. This
N-dispersion phenomenon is widely observed in our experiments with various oxides such as ALD Al2O3, HfO2, ZrO2,
Ga2O3, and their combinations. Interestingly, this effect
could also be found in literature without any special notice
on this phenomenon.13,14 In many cases, only C-V curves on
p-type GaAs are presented.10,15,16
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Although GaAs MOS research started as early as in
1965 at the RCA laboratory,17 there are just a few reports in
literature addressing the fundamental surface chemistry and
physics on the difficult type of GaAs substrates.18–21 Pashley
et al. applied scanning tunnel microscopy to characterize the
electronic properties of MBE grown GaAs 共001兲 surfaces
with 共2 ⫻ 4兲 / c共2 ⫻ 8兲 reconstructions in high vacuum and
found that Fermi level in p-GaAs is located near the valence
band edge, in contrast to the midgap Fermi-level pinning in
n-GaAs case due to the high density of acceptorlike kink
sites formed at the surface of n-GaAs.20 Other experiments
also indicate that p-GaAs has reduced surface state density,
compared to n-GaAs, even after being exposed to air.21 In
order to understand this N-dispersion phenomenon with the
current ex situ ALD process, we examine the composition of
native oxides on n-type GaAs and p-type GaAs substrates by
x-ray photoelectron spectroscopy 共XPS兲, as shown in Figs.
2共c兲 and 2共d兲. The native oxide contributions to the Ga 2p3/2
and As 2p3/2 peaks, which are marked as Ga–O, As5+ – O,
and As3+ – O, are higher in n-GaAs than those in p-GaAs.
Photochemical reactions on GaAs can explain why n-GaAs
are oxidized easier than p-type GaAs.21 For illuminated
n-GaAs, the reaction is GaAs+ 6e+ ↔ Ga3+ + As3+, which
leads to photo-oxidation, i.e., Ga and As oxides and elemental As. In illuminated p-GaAs, the electron minority carriers
result in surface passivation and the reaction is GaAs
+ 3e− ↔ Ga+ As3− and As3− + 3H+ ↔ AsH3↑, which leads to
preferential Ga oxide formation. Preferential Ga–O formation has also been previously reported in the case of O2
adsorption22 as well as NH4OH-treated surfaces.23 Although
unpinning of the Fermi level of GaAs using ALD high-k
dielectric is mainly due to the appropriate surface
pretreatment3–5,10 and the ALD “self-cleaning” process,14,24
some may argue that a submonolayer amount of As–O species based on the above surface chemistry might exhibit
more on n-GaAs than p-GaAs during the ex situ ALD process. This leads to larger interface density states at the conduction band edge and larger frequency dispersion observed
on accumulation capacitance of n-GaAs.
According to the Shockley-Read-Hall statistics and the
low intrinsic carrier concentration 共ni兲 of 106 / cm3 in GaAs,
the expected ac frequency to observe inversion C-V in dark
and at room temperature is very low 共⬃0.002 Hz兲.25 Some
observed that the “inversion-like” C-V curves at a few hundred hertz or up in GaAs could simply be due to the heavymetal 共i.e., Ni, Fe, Zn, etc.兲 contaminated interface. The inversion feature diminishes after appropriate surface cleaning
before dielectric deposition, i.e., HCl and H2O2 based cleaning. The condition for reliable quasistatic C-V measurements
with leakage current density of less than 10−8 A / cm2 is also
hard to fulfill on ultrathin high-k dielectrics. Three
approaches26 are recommended to study inversion C-V on
III-V in general: 共i兲 inversion-type MOS field-effect transistor with implanted source and drain, where minority carriers
could be low-injected into the surface channel, 共ii兲 photoillumination to increase the minority carrier concentration, and
共iii兲 elevated temperature to increase the recombinationgeneration rates of minority carriers in GaAs. Figure 3 shows
C-V curves on p-GaAs and n-GaAs taken at temperatures
from 300 to 500 K. Depletion capacitances start to increase
as temperature goes up to 400 K with full inversion at
500 K. The results demonstrate that Fermi-level unpinning is
realized in these ALD nanolaminate GaAs MOS devices.
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FIG. 3. C-V characteristics of HfO2 / Al2O3 nanolaminate MOS capacitors
measured at different temperatures ranging from room temperature to 500 K
on 共a兲 p-type GaAs substrate and 共b兲 n-type GaAs substrate.

The temperature dependence of accumulation capacitance is
explained by the so-called Goswami and Goswami’s
model.27 According to this model, the measured series capacitance Cs is given by the relationship of Cs = C*
+ 1 / 共2R2C * 兲, where C* is the intrinsic capacitance. The
increase in capacitance with increasing temperature is predicted by this model, providing that the resistance of dielectric R is thermally activated, with R = R0 exp共⌬E / kT兲. Here,
R0 is a constant and ⌬E is the activation energy.
To further explore the influence of the presence of HfO2
in the gate dielectric stack, experiments with different starting dielectric layers are conducted. The devices were fabricated on the same GaAs substrates with 5 cycles of Al2O3 or
HfO2 as the starting layers followed by 8 nm Al2O3 / HfO2 as
the whole gate dielectric stack. The Al2O3-starting and
HfO2-starting nanolaminate MOS devices have the same dielectric thickness, as well as annealing conditions. The C-V
curves shown in Fig. 4共a兲 are surprisingly similar with negligible dependence on the starting layers. This demonstrates
that the significant hysteresis 共0.3– 0.4 V兲 observed here are
mainly from the mobile charges and traps in bulk oxide induced by HfO2 instead of those at oxide/GaAs interface. The
results are consistent with the general observation that Al2O3
films have much smaller hysteresis 共⬃0.1 V兲 than HfO2
films 共0.5– 0.6 V兲 and are roughly scaled with the film thicknesses. The above conclusion is also confirmed by XPS, as
shown in Figs. 4共b兲 and 4共c兲. There is no observable difference on Al2O3-starting and HfO2-starting samples, though

FIG. 4. 共a兲 1 kHz bidirectional C-V characteristics of HfO2 / Al2O3 nanolaminate MOS capacitors on both n-GaAs and p-GaAs with different starting layers. Curves with empty symbols are from HfO2-starting samples and
filled symbols are from Al2O3-starting laminate samples. No significant difference can be observed with different starting layers. HfO2-starting samples
have a little bit larger Cmax as expected. High-resolution XPS analysis of Hf
4f peak 共b兲 binding energy and 共c兲 intensity on 3 nm HfO2 / Al2O3 with
NH4OH or 共NH4兲2S different surface treatments and 5-cycle HfO2-starting
layer or Al2O3-starting layer.

Hf 4f and Al 2p 共not shown兲 binding energy indicates a
consistent 共0.1 eV兲 chemical shift for the NH4OH treated
surface relative to the 共NH4兲2S treated surface. The 2p sulfur
band is below the detection limit of XPS and may be suppressed due to attenuation of the photoelectron by the overlying layer.
In summary, we have systematically studied interface
properties of ALD HfO2 / Al2O3 nanolaminate dielectrics on
n- and p-type GaAs-MOS capacitors. A high dielectric constant and electric field strength, as well as inversion C-V
characteristics at elevated temperatures is achieved by using
this nanolaminate gate stack. The observed hysteresis is determined mainly from the mobile charges and traps in the
bulk oxide induced by HfO2 instead of those at oxide/GaAs
interface.
The work is supported in part by NSF 共Grant No. ECS0621949兲 and the SRC MARCO MSD Focus Center.
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